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This dissertation examines the effects of instantaneous constant-power loads 
(CPLs) on power converters. These CPLs are prevalent in distributed power architectures 
and are also present in certain motor-drive applications. CPLs introduce a destabilizing 
nonlinear effect on power converters through an inverse voltage term that leads to 
significant oscillations in the main bus voltage or to its collapse. 
Boundary control is studied in order to stabilize dc-dc converters with 
instantaneous CPLs. The three basic topologies are studied: buck, boost, and buck-boost. 
Converter dynamics are analyzed in both switching states and the various operating 
regions of switch interaction with a first-order switching surface are identified. The 
analysis reveals important characteristics of CPLs. For non-minimum phase converters, 
in order to avoid issues related with the fact that the closed-loop state-dependent 
switching function is undefined on the switching surface, reflective mode solutions to 
both converter systems are defined in the sense of Filippov. Sufficient conditions for 
large-signal stability of the closed loop converter operating points are established. It is 
shown that first-order switching surfaces with negative slopes achieve large-signal 
stability, while positive slopes lead to instability. In particular, for the boost converter it 
is illustrated via simulations and experiments that positive slopes may lead to another 
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closed-loop limit cycle. It is also shown that instability as well as system-stalling, which 
is termed the invariant-set problem, may still occur in reflective mode. However, a 
hysteresis band that contains the designed boundary may be used to prevent system-
stalling, and also allow for a practical implementation of the controller by avoiding 
chattering. Regulation is also achieved. 
The dynamic behavior of single-phase full-wave uncontrolled rectifiers with 
instantaneous CPLs is also explored. Stable operation is shown to be dependent on initial 
condition and circuit parameters, which must fall within reasonable ranges that validate a 
CPL model.  A necessary condition for stable operation of the rectifier system is thus 
derived. Furthermore, input and output characteristics of the rectifier with a CPL are 
investigated, and comparisons are made with the resistive case. A more complete model 
for the rectifier system that incorporates line-voltage distortion is also utilized to study 
the rectifier system. Simulations and experimental results are included for verification. 
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Chapter 1:  Introduction 
MOTIVATION 
Multi-stage cascade distributed power architectures that include tightly regulated 
dc-dc converters are becoming prevalent today in many practical applications [1]-[3]. 
These tightly-regulated converters present an instantaneous constant-power (CP) 
characteristic at their input terminals; hence, they act as constant-power loads (CPLs) to 
other converters upstream in the power distribution system. The increased use of 
electronic loads and the expected expanded deployment of micro-grids make the study of 
CPLs not only important, but also practical. Nowadays, CPLs can be found in many 
applications with significant potential for micro-grid integration. One of such 
applications is in information and communications technology (ICT) facilities. These 
facilities—e.g., all few hundreds of thousands of telecom switches, wireless 
communications base stations, and data center servers—are CPLs and they account for    
3% of US power consumption [4] and about 4.5% of the US yearly load increment. For 
this reason, CPLs are receiving more attention from the research community [5] – [9]. 
This interest on CPLs is also coupled with a number of initiatives and programs 
intended to develop a 380 Vdc-based power distribution architecture for ICT facilities, 
one of which is delineated in reference [10]. However, as smart grids are developed, 
potential grid-powered applications of distributed dc power architectures expand beyond 
the current ICT applications. Advanced smart grids intended for higher penetration of 
residential advanced lighting based on LEDs, renewable energy sources, such as 
photovoltaic systems, and energy storage are also driving development of residential dc 
distributed power architectures in which many of the loads—e.g. consumer electronics 
such as plasma TVs or computers, and electronic driven air conditioners or appliances—
would behave as CPLs fed by a dc distributed power architecture [11]. These 
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technologies are motivating a search for a better understanding of the behavior of power 
converters with CPLs. Distributed power architectures are not limited to grid-powered 
applications. Distributed power architectures are also common in both grid connected and 
stand-alone micro and nano grids—particularly dc—because of their flexibility and 
compatibility with modular designs [12]. Additional advantages of dc micro-grids over ac 
distributed generation systems include potentially higher availability, efficiency, and 
power density. For this reason, micro-grids have attracted the attention for their use in 
ICT facilities [13] [14]. Other applications of micro-grid based distributed power 
architectures include proposed electric power architectures for a U.S. Navy full electric 
ship [15]. Fig. 1 shows two stages of a distributed power architecture, in which a line-
regulating source-interface (LRSI) buck converter on the left feeds a CPL on the right. 
 
 
Figure 1: Circuit schematic showing a line-regulating source-interface converter on 
the left feeding a CPL on the right. 
STABILIZING STRATEGY FOR DC-DC CONVERTERS 
A geometric-based controller is presented for dc-dc converters that are subject to 
instantaneous constant-power loads (CPLs). Although dc-dc converter behavior is 
typically studied with resistive loads, many times loads do not have this resistive 
characteristic. These tightly-regulated converters present an instantaneous constant-power 
(CP) characteristic at their input terminals; therefore, they act as CPLs to other converters 
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upstream in the power distribution system, particularly to those interfacing the main 
system bus with the power sources or as the last stage in a more complex interface, such 
as a telecom rectifier. 
The focus of this work is to study a boundary controller for a line-regulating 
source-interface converter, such as the one on the left in Fig. 1. In this figure, the tightly-
regulated converter on the right could be either an intermediate bus-voltage regulating 
converter or a point-of-load (POL) converter [16] [17], whose output voltage is regulated 
to VSET by a fast controller, so that the power at its output and input terminals stays 
practically constant regardless of its input voltage VC. Hence, from a practical perspective 
many computers or modern consumer electronic devices are CPLs. Moreover, since most 
dc micro-grids, and information and communications technology (ICT) power plants 
have distributed power architectures, their loads are also CPLs [5]. Proposed dc power 
distribution systems for homes and office buildings also have cascade distributed 
architectures and hence, their loads could be CPLs. [6]. Another example of a CPL is a 
motor drive that maintains constant speed, with the motor having a one-to-one torque-
speed characteristic [7]. Many previously published efforts in converter control subject to 
CPLs rely on restrictive linearization techniques [2] [3] [8], [9], [18]-[20]. The 
linearization step assumes small variations in a neighborhood of an equilibrium point 
(EP), so that the approximation is only valid if system behavior is being studied in close 
proximity to such EP. Away from the EP, linearization techniques become untrustworthy. 
Furthermore, it is difficult to determine the neighborhood around the equilibrium point 
where the linear approximation is valid. Sanders and Verghese [21] introduce a 
Lyapunov-based method that derives a control law for switched power converters. The 
method avoids the limitations of linearization and large-signal stability is guaranteed, but 
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it is assumed that the converter is open-loop stable. This is not the case with a dc-dc 
converter that is subject to a CPL. 
Attempts have been made to tackle the CP control problem with the introduction 
of nonlinear methods. For instance, in [22], the control strategy employs hysteresis 
control in a current feed-forward loop to keep the current within specified limits, while a 
voltage feedback loop regulates the converter’s output voltage using proportional-integral 
(PI) control. A major drawback of the scheme, however, is that the PI controller increases 
the dimension of the closed-loop system. In another effort, the sliding-mode control 
scheme used in [7] ensures stability under CP operation, but the output voltage varies 
within a specified range, yielding an unpractical output regulation characteristic. This 
prevents the technique from being used in applications where set-point voltage is desired; 
moreover, the hybrid CP/resistive load that is used in the analysis reduces the pure CPL 
destabilizing effect and may not be realistic in some applications, such as in ICT facilities 
[5]. Soto et al. [23] and Yousefzadeh et al. [24] also employ a combination of linear and 
nonlinear control. Using a non-linear passivity-based technique, Kwasinski and Krein 
[25] systematically derive a proportional-derivative (PD) controller. This is the same 
control law found empirically in [5] and [26]. The control law is relatively simple to 
implement and it achieves set-point regulation, but its main disadvantage is its sensitivity 
to noise, which is largely due to the derivative component of the controller. The same 
scheme is used in [27] to control boost and buck-boost converters under similar 
conditions; once again, the controllers contain differential components. Another 
drawback is that the CPL current and voltage experience overshoots during transients that 
may be undesirable in some applications. 
Boundary control is another nonlinear approach. Krein [28] and Munzert and 
Krein [29] address general issues in boundary control, while Greuel et al. [30] 
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concentrates on design methods. First-order switching surfaces were used in these 
studies. Leung and Chung [31], [32], [35], Ordonez et al. [33], Chiu et al. [34], and Pitel 
and Krein [36] delve into the use of higher-order boundaries and Leung and Chung [31], 
[32] point out one important benefit—better transient performance—and associated 
design tradeoffs such as more complicated implementation. Analysis with second order 
surfaces can also be complex as is evident in [37], where a state-energy plane was 
necessary to derive a second order switching surface for the boost converter. Schlid et al. 
[38] derive a methodology for designing generalized boundary controllers for dc-dc 
converters. However, all past studies with this approach assume resistive loads, whereas 
the analysis presented here considers an instantaneous CPL—a type of load that is 
increasingly prevalent in today’s power conversion environments. In addition to simple 
implementation, boundary control is also robust. This direct large-signal method has been 
proven to be able to achieve stable operation even for extreme disturbances and can 
directly guarantee important operating specifications, such as voltage and current ripple 
[28]. Conditions for large signal stability are also comparatively easy to evaluate with 
boundary control [29]. Furthermore, transient performance and ripple specification can be 
adjusted with relative ease, and in special applications current and voltage overshoots 
may be eliminated. In this dissertation, a geometric-based nonlinear method is employed 
to drive the two-state system of the buck converter feeding a CPL to a desired operating 
point (OP). The general structure of the system under analysis is shown in Fig. 1, where a 
line-regulating source-interface converter feeds a CPL. 
This study also proceeds to investigate non-minimum phase (boost and buck-
boost) converters with CPLs. Due to the non-minimal-phase nature of these other two 
basic second-order dc-dc converters, the conclusions reached for the buck converter 
cannot be a priori directly extended to these non-minimum phase topologies without 
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some necessary analysis. In addition to the non-minimal phase nature, it has been shown 
that hysteresis control for non-minimum phase converters with resistive loads is different 
from that of the buck, because the structure of the buck converter allows either voltage or 
current references to be used, but boost and buck-boost converters can only accept a 
current reference [28]. Thus, it is relevant to evaluate how boundary control can be 
implemented in non-minimum phase converters when they operate with instantaneous 
CPLs. This is another motivation for this work, i.e., to study the previously unaddressed 
practical problem of analyzing boundary controllers for non-minimum phase dc-dc 
converters with CPLs. 
Control issues for non-minimum phase converters are known to be more 
challenging than those present in the buck converter. Even when non-minimum phase 
converters are subject to resistive loads, linear techniques yield right-half-plane zeros in 
the converter transfer functions, which tend to cause instability [39]. Eliminating this 
instability has been the subject of several studies [37], [39] – [45]. In particular, Song and 
Chung [37] control a boost converter that feeds a resistive load by forming a state-energy 
plane and then, uses boundary control to derive a second order switching surface. The 
method provides fast transient response, but requires sophisticated analog circuitry. 
Constant-power loads make the control problem for non-minimum phase converters even 
more challenging. So far, passivity-based control (PBC)—a nonlinear approach—has 
been used to control boost and buck-boost converters subject to CPLs [27]. However, 
controllers derived using PBC are subject to the same limitations that are encountered in 
the buck case. Experimental results verify both the analysis and the superiority of this 
controller with respect to previous approaches. 
 7 
Boundary Control Overview 
In order to provide some context to the next step of the analysis, it is essential to 
furnish an overview of the basic definitions on which this study is based. A more 
comprehensive description of boundary control, out of the scope of this dissertation, can 
be found in [29], and [30]. Boundary control refers to converter-system control with the 
use of switching surfaces [28]. This nonlinear technique makes use of the state variables 
of the converter system to select a boundary, where switching occurs. In an n–state 
system where all the states are utilized for feedback, the switching surface is of 
dimension n - 1. The switching surface is defined based on its interaction with the 
converter’s trajectories. Switching occurs when the trajectories cross the boundary, so it 
is important to observe trajectory behavior around switching surfaces [28]. Fig. 2 shows 
the three possible behaviors and the points of transition between these possible behaviors. 
Let’s define trajectories that approach a switching surface as incident trajectories, i(x) 
and trajectories that are directed away from a switching surface as exiting trajectories 
e(x). The time derivative of i(x) defines a ―velocity‖ vector fi (t) whereas the time 
derivative of e (x) defines a ―velocity‖ vector fe (t). 
Refractive Behavior 
On one side of the boundary the trajectories are incident, while on the other side 
of the boundary, the trajectories are exiting. At the switching surface, both the incident 
and exiting state-velocity vectors fi and fe, respectively, must have components in the 
direction of the defined normal to the switching surface, n̂ , at the point of incidence, or 
they both must have components in the direction opposing the defined normal, n̂ . This is 










                              (1) 
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when both the incident and exiting trajectories have components in the direction of the 










                             (2) 
when both the incident and exiting trajectories have components in the direction opposing 
the defined normal, n̂ . 
Reflective Behavior 
Trajectories on both sides of the switching surface are incident. Hence, the 
mathematical description of this behavior is 
ˆ 0if n                                (3) 
when fi (t)  is directed towards the boundary and it also has a  component in the 
direction of the defined normal, n̂ , at the point of incidence, and 
ˆ 0if n                                (4) 
when fi (t) is still directed towards the boundary but it has a component in the direction 
opposing the defined normal, n̂ , at the point of incidence. Once i (x) intersects the 
boundary, the converter dynamics is then restricted to the boundary, thereby defining a 
sliding mode [46]-[48]. When reflective behavior occurs, the boundary determines 
system operation, so the dimension of the system can be reduced by one order. In this 
mode a hysteresis band may be necessary to prevent the switch from chattering [28]-[29] 
[49]. The hysteresis band creates, then, a hybrid system because switching is no longer 
dependent only on the trajectory crossing the hysteresis band’s boundaries but it also 
depends on the system state prior to crossing the boundary [49]. For switched power 
converters, a notable distinction between state-dependent switching—which is employed 
here—and time-dependent switching is that with the former, the switching function in 
closed-loop operation is given by q = q(x). Thus, with state-dependent switching, the 
 9 
conventional concept of a duty ratio as the input signal of a PWM controller does not 
apply when controller action starts. As part of the analysis it is important to identify 
reflective behavior regions because a necessary but not sufficient condition in order to 
guarantee stability is that the boundary must be reflective in some region around the 
desired operating point [30]. 
Rejective Behavior 
On either side, the trajectories are exiting. Hence, mathematically, 
ˆ 0ef n                               (5) 
when Φe(x) is exiting the surface and has a component in the direction opposing the 
defined normal, n̂ , at the point where the trajectory leaves the boundary, and 
ˆ 0ef n                               (6) 
when Φe(x) is exiting the surface and has a component in the same direction as the 
defined normal, n̂ , at the point where the trajectory leaves the boundary. 
The behaviors of these trajectories at the boundary define the respective operating 
modes for the closed-loop-converter. For example, refractive behavior at the boundary 
implies a closed-loop converter system operates in refractive mode [29]. 
 
 
Figure 2: Possible trajectory behaviors at a switching surface. 
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Figure 3: The two possible cases in the refractive mode. 
DC MICRO-GRIDS WITH AC SOURCES 
 This dissertation also investigates the dynamic behavior if the system comprising 
a single-phase ac source, an uncontrolled full-wave rectifier stage, and a CPL. 
Downstream stages adding controls, such as dc-dc converters for output regulation are 
not commented on, because many of these conversion stages may be included in previous 
published works [5], [7] - [9], [25], [27], [50] – [54]. Various such efforts have examined 
CPL destabilizing effects in dc-cascade power architectures by assuming constant dc 
voltage sources, and thus, neglecting ac sources. However, ac sources such as micro and 
conventional turbines or traditional diesel generators may be deployed in dc micro-grids 
or in combination with dc sources in order to improve system availability by increasing 
power supply diversity (see Figure 4). Consequently, these ac sources have to be 
interfaced with the distributed power architecture through ac-dc converters (i.e., 
rectifiers). The micro-grid could also be based on an ac power distribution, but still 
include CPLs—e.g. a highly energy efficient building with computers and electronic 
driven air conditioners as its main loads— with rectifiers located at the first conversion 
stage of microturbines. Rectifiers can also often be situated at the first conversion stage in 
small wind turbines in order to condition the variable nature of wind generators output 
voltage. Although these generators will typically produce 3-phase power, three single-
phase rectifiers could still be used as their interfaces in order to simplify their operation, 
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for example, in order to implement power factor correction techniques. Still, fewer 
studies mention the destabilizing effects that CPLs have on rectifier systems [55] – [59]. 
Liutanakun et al. [55], Harnefors and Pietl¨ainenardier [56], Moskull [57], Roux and 
Richardeau [58], and Wang et al. [59] all rightly observe that reducing dc link 
capacitance and/or increasing rectifier inductance may lead to instability. However, to 
simplify the analysis, these references ([55] – [59]) model an ac voltage source and 
rectifier as an equivalent dc source. Essentially, these efforts do not investigate effects of 
the CPL on the rectifier. Particularly, the assumption of a dc source prevents input and 
output characteristics of the rectifier from being explored. 
 
 





Chapter 2:  Buck Converter with Constant-Power Loads 
In practical CPLs, the instantaneous power is fixed only above a minimum 
voltage, Vlim. Below this voltage, a practical CPL shuts down operation in order to 
prevent damage due to an excessive current [16] [17]. Thus, the current through a general 
practical instantaneous CPL is given by 
lim
lim





if v t V
i t P







                      (7a) 
where PL is the power consumed by the CPL, and i(t) and v(t) are the CPL’s 
instantaneous current and voltage, respectively. However, this representation lacks 
generality for the analysis because the choice for the value of Vlim may hide some 
important characteristics of the operation under a CPL. Thus, for the rest of this work, 
CPLs are represented as 
( )  ( ) ,
( )
LPi t v t
v t
                           (7b) 
where ε is some arbitrarily small positive value. 
The dynamics of an ideal buck converter loaded with an ideal CPL and in 
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                     (8) 
0, 0,L Ci v                                (9) 
where q(t) is the (open-loop) switching function acting on the input switch in the line-
regulating source-interface converter on the left in Fig. 1. For simplicity and in order to 
generalize the notation according to standard control system theory practices, in the 
following analysis the system state vector x has coordinates x1 = iL and x2 = vC. If 
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2R   {x2 = 0} and {x: x1  0, x2 > 0} are defined, f is only locally Lipschitz 
on 2R i.e., it is not globally Lipschitz—hence the strict inequality on vC in (9) [60]. In 
order to follow standard power electronics theory practices [1] [28], x2 represents the 
horizontal state-space axis and x1 is the vertical state-space axis. 
Discussions henceforth take into account that in each switching state, (8) 
constitutes an autonomous nonlinear system. The analysis of a boundary controller 
considers each of the switch states as the basis for the analysis. The controller action 
follows a state-dependent switching strategy (q = q(x)) instead of a more conventional 
time-dependent switching method (q = q(t)). Hence, the study is inherently nonlinear as 
described next through each of the state dynamics for the line regulating source-interface 
buck converter. 
ON-STATE DYNAMICS 
When the switch is on, the dynamics of the line-regulating source-interface buck 
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                   (10) 
1 20, 0x x                             (11) 
As explained in [25] discontinuous conduction modeling requires including an 
additional term affecting x1 dynamics with respect to the continuous conduction model. 
However, this additional term can be ignored in the analysis because the additional 
dynamics that it introduces are generally significantly less influencing than those owed to 
terms included in both the description of discontinuous and continuous mode operation. 
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For now, let’s also neglect the effect that (6) has on the dynamics. Then fON (x) yields one 










                          (12) 
We can now investigate the stability properties of this EP with the help of Fig. 2 obtained 
by simulating a system such as the one in Fig. 1, with the line-regulating source-interface 
buck converter having the following parameters: E = 20 V, PL = 100 W, L = 470 µH, C = 
500 µF. 
 
Figure 5: Phase portrait of converter dynamics with q(t) = 1. 
Consider the following positive-definite and decrescent energy-like function [61] as a 
candidate Lyapunov function 
1
( ) ( ) ( ) 0,
2
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V x x E
Ex
                        (14) 
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LaSalle’s invariance principle [62] was used in [63] to extend Chetaev’s Instability 
Theorem [61], so that instability can be concluded even when (x)V  is positive semi-
definite. Instability can also be easily established by analyzing stability using LaSalle’s 
principle in reverse time [64]. Consequently, xEON is an unstable EP.  
Once it has been determined that xEON is not stable, it is possible to analyze the 
behavior of the line-regulating source-interface buck converter in the ON-state through 
its trajectories. If the constraint on x1 is eliminated and x1 is allowed to take negative 
values, all trajectories t (t)  Ψ  {x2 > 0} spiral out of xEON. However, as Fig. 5 shows, 
when (10) is considered there are two regions characterized by different behaviors and 
separated by a separatrix, . To the right of the separatrix, the trajectories converge into a 
limit cycle around xEON, whereas to the left of , the trajectories evolve into a point of a 
very high inductor current and a very low capacitor voltage. The separatrix is the 
trajectory that has the characteristic limt t (t) = [  0]
T
 and that tends to be tangential 
to the CPL line at this singular point. An approximation of the separatrix is derived in 
[18]. With the restriction of equation (4) in place, the dynamics of the converter is 
confined to Ω, therefore trajectories that hit the x1 = 0 line slide to the left until they reach 
the point x2 = E. At this point they remain on one common trajectory: the limit cycle, . A 
more detailed description of the way the trajectories evolve and how they converge into a 
limit-cycle were presented in [25]. Essentially, the inequality x1  0, induces a stable limit 
cycle, , in the dynamics. This limit cycle has a region of attraction, because only 
trajectories with initial conditions to the right of the separatrix are such that 
limt t (t) = . 
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OFF-STATE DYNAMICS 
When the switch is off, the dynamics of the line-regulating source-interface buck 
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1 20, 0x x                               (16) 
Equation (16) confines the dynamics of (15) to Ω. As shown in Fig. 3 and indicated in 
(15), when x2 is almost zero, x1 tends to be constant. Hence, trajectories approaching the 
x2 = 0 line tend to end at a fixed coordinate on x1. However, from (7) and (16), the 
behavior when x2 equals zero is not determined because the line x2 = 0 is out of the 
studied space. When the trajectories hit the x1 = 0 line, they slide to the left, remaining on 
the line until x approaches the point [0   0]
T
. The OFF-state trajectories evolve as 
depicted in Fig. 3. 
 
Figure 6: Phase portrait of converter dynamics with q(t) = 0. 
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CONTROLLER ANALYSIS 
 As mentioned earlier, references [31]-[37] study higher-order boundaries that may 
achieve faster transient responses, but they sacrifice implementation ease, which is a 
main advantage of boundary control. Thus, the controller design focuses on first-order 
(linear) boundaries. The method employed here to determine the various regions uses a 
pair of rays that originate at the desired OP, so that it is possible to track the direction of 
the trajectories in the entire planar state space with respect to the OP. In Fig. 7, the OP is 
the intended equilibrium point for the closed-loop system. The position of xEON—the ON 
state equilibrium point defined in equation (12)—is consistent with buck-converter 
operation vC ≤ E. Figure 7 also illustrates the important conventions that are used in 
defining the various operating modes by depicting two ξ-rays originating at a particular 
OP. In particular, Fig. 7 indicates graphically the definition of the normal n̂  of ξ, which 
implies that the half-lines are actually rays with the initial point coinciding with the OP. 
Let’s now define a boundary λ as 
 1 2 2 1: OP OPx k x x x    ,                      (17) 
where  xOP = [x1OP     x2OP]
T
 is the desired OP and k is the slope of the switching 
surface. In essence, the boundary λ defined in (17) is a special case of two ξ-rays as 
defined in Fig. 6, in which θ = 180
o
. Hence, for analysis purposes, on either side of the 
OP, the defined normal of λ is in opposing directions. Although part of the discussion 
considers k to be either positive or negative, due to large signal stability issues explained 
in part C of this section, the analysis will focus more on the cases with k < 0. Switching 
must be selected so that the trajectories on one side of the boundary are directed towards 
the other side of the boundary. For instance, an inspection of the trajectory directions in 
Figs. 5 and 6 indicates that in order to have the trajectories on one side of the boundary 
directed towards the other side, the converter should operate in the ON-state below the 
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switching surface and in the OFF-state above the surface. This condition is exemplified in 
Fig. 7 with an ON-state trajectory ΦON (x) incident to the left portion of ξ and an OFF-
state trajectory ΦOFF (x) exiting the switching surface at the same point. To the left of 
xEON, this configuration directs the trajectories on one side of the boundary into the other 
side of the boundary. To the right of xEON, however, both the ON and OFF trajectories 
have components in the direction of the positive normal as defined in Fig. 7. 
 
 
Figure 7: Sample boundary showing the defined normal unit vectors. 
In order to explain in an analytical way the switching strategy mentioned in the 
previous paragraph, consider the definition of n̂  as indicated in Fig. 7 into account. 
Then, boundary interaction with the trajectories defines the following operating modes at 
a first-order switching surface: 
Refractive Mode 
Naturally, refractive mode could occur in either direction on the boundary ξ. That 
is, before and after intersection with the switching surface, the incident and exiting 
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trajectories could both be in the direction of the normal or they could both oppose the 
direction of the normal. If ON-state trajectories define operation before boundary 
intersection—i.e., the ON-state is the incident-state—and OFF-state trajectories define 
operation after boundary intersection, then for refractive behavior at the switching 
surface, both the ON and OFF-state trajectories may have components in the direction of 
the defined normal 





,                            (18) 
or they may have components in the direction opposing the defined normal 





.                            (19) 
Reflective Mode 
Due to the different unit-normal orientations on either side of xOP indicated above, 
describing the reflective region becomes more subtle. Inspection of Figs. 5 and 6 in 
combination with Fig. 7, indicates that for the left half-line of ξ, if the converter operates 
in the ON-state below the switching surface, then fON may only be directed towards the 
boundary and have components in the same direction as the defined normal. Hence, 





 if x2 < x2OP.                       (20) 
Likewise, for the right half-line of ξ, if the ON-state still occurs below the switching 
surface, then fON may only be directed towards the boundary, but now has a component in 
the direction opposing the defined normal. This situation is exemplified in Fig. 7 with the 
ON-trajectory ΦON (x) incident to the right half-line of ξ. Thus, 





 if x2 > x2OP.                       (21) 
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Rejective Mode 
Rejective-mode operation is defined here by negating each of the components of the 
vectors in reflective mode. 





 if x2 < x2OP                      (22) 





 if x2 > x2OP.                      (23) 
Based on the characteristics presented by the modes, it is possible to determine the 
various regions of phase space in which the defined modes can occur. Reference [29] 
indicates that transitions from refractive mode to reflective mode do not occur in a two-
state system. This observation is true for converters loaded with resistive loads; however, 
for converters feeding CPLs, the behavior is more complex and transitions of this type do 
occur as will be demonstrated. As Fig. 4 indicates, at the boundaries between the 
operating modes, either the incident or exiting trajectories are tangential to the boundary. 
That is, at each point of transition between operation modes the velocity vector fON or fOFF 













,                       (24)  
where 
2x
f  is the horizontal component (in x2) of either fON or fOFF, and 
1x
f  is the 
vertical component (in x1) of either fON or fOFF. Next, we substitute the right-hand-side 
expressions from (10) and (15) in (24). For the ON-state trajectories we have 
1 12
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.                       (25)  
This gives the locus of transition points for the ON-state trajectories as 
2 2 3
1 2 1 1 2 1 1 2 2 2 2 2( ) : [ ] [ ( ) ] 0ON OP L L OP OP OPx L x x x x x P x P x C Ex x E x x x         .   (26)  
Similarly, for the OFF-state trajectories, we have 
1 12










,                       (27) 
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and the locus of transition points for the OFF-state trajectories is given by 
2 2 3
1 2 1 1 2 1 1 2 2 2( ) : [ ] [ ] 0OFF OP L L OP OPx L x x x x x P x P x C x x x       .         (28) 
Using (18) – (23), (26) and (28), we obtain a graphical representation of the transition-
points loci and trajectory behaviors for linear boundaries passing through a desired OP. 
This is shown in Fig. 8. The switching strategy still considers that the ON-states occur 
below the switching surface while OFF states occur above. As observed earlier, to the 
right of xE, the ON and OFF trajectories have components in the direction of the positive 
normal; hence it is not surprising that the only mode of operation in this region is 
refractive. As shown, rejective-mode operation does not occur with this configuration. 
The same parameters E = 20 V, PL = 100 W, L = 470 µH, C = 500 µF are used in the 
illustrations given in Fig. 8 and Fig. 9. Here, the desired OP is xOP = [6.67    15]
T
. In 
order for the boundary to determine system behavior and to establish stability with 
relative ease it is usually desirable to have reflective-mode operation around the OP. 
Essentially, in reflective-mode the two-state system can be reduced to a one-dimensional 
system. Let’s investigate the stability of the closed-loop system in reflective mode. For 
clarity, it is worth to mention that the various regions in the state space, such as those in 
Fig. 8, are the set of points of the state space where a trajectory of the system under study 
exhibits a same behavior when crossing a linear switching surface. For example, when a 
trajectory representing the dynamics of a buck converter with a CPL intersects any first-
order switching surface at a point lying within the refractive behavior region, refractive 




Figure 8: Locus of transition points for both states and operating regions of the 
closed-loop converter system. 
Consider the following positive-definite and decrescent energy-like function [61] 






V x x x                        (29) 
Using (17) in (29) and taking the derivative of V(x) along the trajectories of the converter 
system defined in (4) it yields 
 2 2 2 1
2
( ) (1 )  .
OP
LPV x k x x x
x
 
    
 
                (30) 
( ) 0V x   if x2 < x2OP and x1 x2 > PL, or if x2 > x2OP and x1 x2 < PL. These conditions 
guarantee asymptotic stability of the closed-loop system’s OP. On the other hand, 
( ) 0V x   if x2 < x2OP and x1 x2 < PL, or if x2 > x2OP and x1 x2 > PL; and the OP is unstable. 
Hence, the above analysis shows that instability may still occur in sliding mode. A 
powerful design tool is presented in Fig. 9 and it shows that the CPL line splits the 
reflective region into stable and unstable sections on either side of the line x2 = x2OP. 
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 Define the sets Θ = {x: x1 x2 = PL} and Δ = { : ( ) 0}x V x  . Examination of (30) 
reveals that in reflective mode OPx  Δ and Θ   Δ. Let’s use the definition of an 
invariant set found in [61]. A set Γ n  is said to be invariant if whenever x0  Γ, we 
have Φt (x)  Γ  t ≥ t0. This makes the set Δ = { : ( ) 0}x V x   invariant. Thus, in 
reflective mode, in addition to the operating point, the CPL line is also an invariant set. 
This result may initially seem benign, but its consequences could be severe; since no 
switching action occurs at the boundary, if the closed-loop system has an initial condition 
at x0 = xS or if trajectories pass through xS after closed-loop operation has commenced, 
where xS is the point where the boundary intersects the CPL line, then Φt(x) = xS  t ≥ t0. 
In other words, the converter stalls or remains at this point. In this study, this type of 
stalling is termed ―the invariant-set problem.‖ 
 
 
Figure 9: Interaction between sample boundary and operating regions of the closed-
loop converter system. 
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LARGE-SIGNAL STABILITY 
 A converter is large-signal stable if there exists an arbitrarily small 
limt OPx x     [30]. Operation in stable-reflective mode ensures this condition. 
As stated in the previous section, a necessary condition for stability is that the boundary 
must be reflective in some region around the OP. However, for the buck converter, 
switching surfaces with k > 0 do not furnish any stable reflective region around the OP 
[30]. Fig. 10 illustrates an example of converter operation using boundaries with positive 
slopes. System evolution starts at the initial point x0. Initially, unstable-reflective mode is 
encountered when the trajectory hits the switching surface at xa. Clearly, the boundary is 
in the unstable-reflective region at this point and sliding-mode operation moves the 
trajectory continuously away from the OP. At xb, the trajectory enters the refracted mode 
so the trajectory moves away from the switching surface following a clockwise curve 
towards xc. The boundary is hit next at xc, which is still in the unstable-reflective region. 
Hence, once again, the trajectory is driven away on the switching surface until it crosses 
into the refractive mode region. When this situation happens, the trajectory moves 
towards the left and the system never recovers. This observation is in accordance with the 
aforementioned requirement that is stated in [29]. It suffices to say that in this 
application, boundaries with k > 0 are undesirable and it is assumed henceforth that they 
are not employed. Similar to the result stated in [25], another necessary condition for 
large-signal stability for the boundary-controlled buck converter feeding a CPL is that the 
initial condition of the closed-loop converter system should be inside the stability region 
of γ (to the right of the separatrix, σ). It is also assumed that this necessary condition is 
satisfied. However, these stipulations do not guarantee stability of the closed-loop 
converter system. For instance, if a switching surface that passes through the unstable-
reflective region is used, the closed-loop system exhibits unstable-reflective behavior in 
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{x: x2 < x2OP}, sliding-mode operation occurs, but the trajectory is driven away from the 
operating point. Eventually, system operation transitions into the refractive mode. This 
transition takes places inside the unstable region of γ and the system never recovers. In 
this application, if the initial condition of the closed-loop converter system is in the 
stability region of γ and part of the switching surface passes through the stable-reflective 
region, refractive-mode operation may guarantee stability. 
 
 
Figure 10: Simulation showing attempted recovery of the closed-loop converter system 
from instability. 
 In refractive-mode, the trajectories may be deflected to a point on the boundary 
that lies in the refractive or reflective regions, or to the x1 = 0 line. Let’s consider the case 
where the trajectory is deflected to another point on the switching surface that is still in 
the refractive region. Fig. 11 depicts this behavior. Clearly, xa is in the refractive region, 
and upon intersecting the switching surface at xa the trajectory is deflected towards xb. 
Since xb is still inside the refractive region, the trajectory is further deflected to xc which 
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now lies in the stable-reflective region and the trajectory is driven successfully to the 
desired OP. When a trajectory is deflected directly to the x1 = 0 line, however, the 
behavior is more intricate. If a switching surface crosses the x1 = 0 line at a point x2 = – 
α/k ≥ E, where α is the x1–intercept of the boundary, a transition to the ON dynamics 
occurs when the boundary is crossed, but the natural evolution of the converter’s 
dynamics restrict the trajectory to the x1 = 0 line until x2 = E, where the trajectory leaves 
the x1 = 0  line. On the other hand, if a switching surface crosses the x1 = 0 line at a 
point x2 < E, the OFF-converter dynamics restricts the trajectory to the x1 = 0 line until 
the point x2 = – α/k. This is illustrated in Fig. 12. Both trajectories 1 and 2 eventually pass 
through the stable-reflective region; hence, it is desirable that the switching surface lies 
sufficiently within this region. 
 
 




Figure 12: Trajectory behavior on the x2 = 0 line for two different boundaries. 
 It has been previously determined that in the ON-state, all trajectories that have 
initial conditions to the right of Vmin remain inside . In addition, if a boundary that has a 
negative slope is used and refractive-mode operation occurs inside , the off-state 
trajectories can only be driven towards the boundary or towards the x1 = 0 line. Then, the 
two possible trajectory behaviors are depicted in Fig. 12—the trajectories end up passing 
through the stable-reflective region. As verified by the analysis, stable-reflective mode 
leads to direct asymptotic stability of the converter. For clarity, we restate here that the 
prescribed switch selection (q(x) = 1 below the boundary and q(x) = 0 above the 
boundary) and switching surfaces of the form x1 = x1OP – k(x2 – x2OP) = 0, k < 0 are 
employed. Hence, if the initial condition of the closed-loop converter system is inside the 
stability region of γ, then in this application the boundary controller ensures large-signal 
stability of the closed-loop system if the first interaction of the system’s trajectory with 
the boundary results in stable-reflective-mode or refractive-mode operation. 
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DESIGN CONSIDERATIONS 
 Some design choices have been mentioned during the theoretical analysis. As 
stated earlier, a linear boundary, as opposed to quadratic or higher-order ones, was used 
for simplicity. In addition, a switch selection was prescribed so that the switch is ON 
below the boundary and it is OFF above the boundary. This switching strategy was 
chosen by inspecting Figs. 5 and 6 with the goal of ensuring that the various trajectories 
on one side of the boundary are directed into the other side. Subsequently, the use of 
boundaries with positive slopes was eliminated from the analysis, because such 
boundaries do not provide any stable-reflective region around the OP. The regions were 
determined via a method that uses rays that originate at the OP to track the directions of 
the various trajectories in the entire plane. The linear boundary finally chosen can be 
viewed as a special case of two of these rays. 
 With this control, reflective behavior is necessary around the OP in order to 
ensure stability, because in this behavior the trajectory stays as desired on the boundary. 
Hence, in reflective behavior and with a suitable controller design, the trajectory will 
converge into the desired operating point while evolving on the boundary. Around the 
OP, both rejective and refractive behaviors are undesirable. Thus, the design challenge is 
to select switching surfaces that, despite the presence of rejective and/or refractive 
behaviors, makes the trajectory to cross the switching boundary at a region where there is 
a stable reflective behavior so the trajectory converges to the desired closed-loop 
equilibrium point while staying on the boundary. The conditions that ensure large-signal 
stability provide some degree of freedom with regards selection of initial conditions when 
the controller starts to operate. Ultimately, design preferences determine this selection. 
 The proposed analysis approach allows identifying all possible system behaviors 
when trajectories in the state space intersect a boundary, and, thus, it provides a more 
 29 
flexible design than other well known strategies, such as identifying the region of 
attraction of a sliding-mode controller through a candidate Lyapunov function 
proportional to the square of the switching surface [60]. The advantages of this approach 
in term of design flexibility gains can be used to understand transient behavior into 
closed-loop operation and to achieve adequate load coordination when dealing with real 
CPLs. For faster transients, it may be desirable to have mostly refractive operation 
initially, and then reflective operation close to the OP. However, if overshoot is a major 
concern, it may be desirable to have only reflective-mode operation, even though the 
result may be a longer transient. These behaviors are depicted in Fig. 12 where trajectory 
B is refracted from xB1 to xB2 and trajectory A first hits the switching surface in the stable-
reflective region. Clearly, 2 1B OP A OPx x x x    and trajectory A may result in faster 
transients. Another design parameter is the slope of the boundary, k. Inspection of Fig. 8 
reveals that boundaries with slopes that are more negative may give a smaller reflective 
region around the boundary. However, they may be preferable if fast transients are 
desirable. Hence, if overshoots are a concern, a ―k‖ that keeps most of the boundary 
inside the reflective region is desirable. As mentioned through (1) real CPLs exhibit such 
a behavior above an input voltage threshold Vlim. Hence, overshoot characteristics can be 
specified with the need for coordination between the length of the trajectory excursions 
and the expected Vlim encountered in real CPLs. For example, in Fig. 13 designs that 
allow lower output voltages such as those observed with Trajectory B can be used when 
CPLs are expected to have lower Vlim. However, if the allowable input voltage range is 




Figure 13: Selection of different initial conditions for transient optimization. 
 In open-loop, the capacitor, C charges up relatively quickly to E; thus, a separate 
start-up circuitry may not be necessary, because the loop can be closed as soon as the 
converter exhibits limit-cycle behavior. The initial condition of the closed-loop system is 
then x0 = γ, which ensures that the necessary condition that x0 should be in the stability 
region of γ for large-signal stability. Care should also be taken when selecting the value 
of k to ensure that the converter does not operate in unstable-reflective mode. To reduce 
the risk of this occurrence, the switching surface should be selected such that the point of 
intersection of the switching surface and the CPL, xS (see Fig. 9), is as close as possible to 
the separatrix, σ. There are three alternative values for which the switching surface is 
tangential to OFF: zero, infinity or some negative value. To ensure that the risk of 
unstable-reflective behavior is eliminated, for any given set of parameters, k can be 
selected slightly lower than the negative value of k that makes the switching boundary 
tangential to the upper OFF curve. Another useful design tactic when possible would be 
to select equal numerical values for the inductance, L and capacitance, C, thereby 
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simplifying the computations of (18)-(28) that are used to obtain the design tool depicted 
in Fig.8. 
 There is a notable practical problem found in boundary control. Since crossing the 
switching surface commands the switch to turn on or off, once the trajectory intersects 
the boundary within a reflective region, it will evolve staying on the switching surface 
and leading to a very rapidly succession of alternate turn-on and turn-off commands. This 
behavior is termed chattering. In order to prevent chattering from occurring, the 
switching surface is replaced by two similar and parallel boundaries that form a 
hysteresis band. Switching decisions at the limits of the hysteresis bands depend not only 
on having the trajectory hitting one of the band’s boundaries, but it also depends on the 
system state prior to crossing the boundary. 
In reflective mode, the hysteresis band utilized has a direct effect on the amount 
of ripple present in both the inductor current and capacitor voltage ripples. That is, a 
wider hysteresis band corresponds to larger ripple content, while a narrower hysteresis 
band implies a relatively smaller ripple. However, if the hysteresis band gets too narrow, 
the converter may be forced to switch at a frequency higher than its maximum switching 
frequency, which may be destructive. Such situations should be avoided. It is noteworthy 
to mention that in addition to its role in preventing chattering, the use of a hysteresis band 
also guarantees that the invariant-set problem is averted, because the switching surface 
does not exactly pass through xS. 
 We note here that the prior analysis is based on the implicit assumption that E and 
PL take values within acceptable ranges—that is, E should not be excessively low and PL 
should not be excessively high—that prevent very high-current conditions characteristic 
of the region to the left of the separatrix. A mathematical discussion of this range has 
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already been presented in the literature in [25] and for this reason is not further discussed 
in here. 
Control Algorithm 
 The control algorithm presented here is based on the design process that yields a 
line with a negative slope that passes through the stable-reflective region, which is 
determined by equations (18) – (23), (26) and (28). A hysteresis band is added to avoid 
chattering. This hysteresis band contains the desired switching surface. 
1. For simplicity, the buck converter could be started with q(t) = 1 prior to controller 
action, limit-cycle operation at the highest possible voltage serves as the closed-
loop system’s initial condition. This initial condition ensures that operation 
remains to the right of the separatrix and that practical loads are not self-
disconnected due to very low input voltages. 
2. After a short transient, the controller is started. When the controller action starts, 
if x is below the (lower) boundary, q(x) = 1 and the corresponding ON-state 
trajectory proceeds upwards until it hits the (upper) boundary where the switch 
function changes to q(x) = 0. Note that switching does not occur inside the 
hysteresis band. 
3. If instead, when the controller action starts, x is above the (upper) boundary, the 
switch function becomes q(x) = 0 and the corresponding OFF-state trajectory 
proceeds to hit the (lower) boundary from above where the switch function 
changes to q(x) = 1. 
4. Once switching occurs at the lower boundary, the trajectory evolve under q(x) = 1 
until it hits the upper boundary, at which point q(x) changes to zero and the cycle 
repeats again. 
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5. Switch action at the boundary also depends on the direction from which the 
trajectory is approaching the boundary. For instance, consider an ON-state 
trajectory approaching the switching surface from below. Switching does not 
happen when it hits the lower boundary. The trajectory passes through the 
hysteresis band until it hits the upper boundary, where switching occurs from q(x) 
= 1 to q(x) = 0. Similarly, an OFF-trajectory that approaches the boundary from 
above remains unchanged when it hits the upper boundary. It proceeds through 
the hysteresis band until it hits the lower boundary, where switching occurs into 
an ON trajectory. So, the switch function changes from q = 0 to q = 1 at the lower 
boundary only when the trajectory approaches the boundary from above. 
Conversely, switching occurs at the upper boundary only when a trajectory 
approaches the boundary from below and with q = 1. That is, thanks to a 
hysteretic action that is later implemented with an SR flip-flop. Switch action not 
only depends on the position, but also the direction that the trajectory approaches 
the boundary from. In addition, no switching occurs inside the hysteresis band. 
SIMULATED AND EXPERIMENTAL VERIFICATION 
 The previous theoretical analysis was verified with simulations and an 
experimental setup in which a boundary controller is applied to a line-regulating source-
interface buck converter feeding a buck converter with a tightly regulated output, as 
represented in Fig. 1. As shown in Fig. 14, the boundary controller is realized with a 
simple circuit that comprises operational amplifiers, an SR-flip flop—that provides the 
hysteretic behavior—and a gate drive chip. The buck converter with a tightly regulated 
output on the right in Fig. 1 has the following parameters: RL = 0.8 Ω, LL = 100 µH, CL = 
1.5 mF, VL is regulated to about 7 V with a PI controller. Since the behavior of the CPL 
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converter is not the focus of this study these parameters were chosen in order to represent 
some average conditions found in [16] [17] and to show clearly the behavior of the line-
regulating source-interface converter. The line-regulating source-interface converter 
comprises component values L = 480 µH and C = 480 µF. The input voltage is E = 
17.5V. These parameters were also chosen to clearly demonstrate system behavior. The 
POL converter presents a CPL of approximately 68 W to the line-regulating source-
interface and the system is driven to the OP, xOP = [5.5    12.4]
T
 by a switching surface 
with slope k = -2.2. A narrow hysteresis band with a vertical separation of 0.03 A is 
included to prevent the system from chattering. A measured open-loop (q(t) = 1) 
efficiency close to 99% indicates that the circuit’s internal losses are well below the level 
for which they could affect the evaluation by damping the oscillatory behavior that are 
introduced by the CPL. That is, parasitics and capacitor leakage resistance are small 
enough to ensure CPL behavior. Sufficient conditions for the existence of CPL behavior 
in the presence of circuit parasitics and capacitor leakage resistance are easily derived by 
the approach used in [65], which along with the good match obtained between theory, 
simulations, and experiments, demonstrate that the assumptions made in the analysis are 
valid. The simulation results using MATLAB/Simulink and shown in Fig. 15 are in 
agreement with theoretical analysis. Initially and as recommended, the converter is 
operated in open loop with a duty cycle of 1. The closed loop has initial condition x0 = γ 
and when the switch is closed, the trajectory intersects the x1 = 0 line. Then similar to 
Trajectory 2 in Fig. 12, it slides to the left of the x1 = 0 line until x2 = – α/k. At this point, 
the converter evolves according to the ON-state dynamics until stable-reflective mode is 
encountered; the trajectory is successfully driven to its OP. Figure 16 exemplifies the 
usefulness of introducing an hysteresis band by showing a magnified plot of the 
simulated system with a such a band with a vertical separation of 1 A, so that the 
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trajectory in closed-loop can be clearly seen within the hysteresis band. As shown, the 
switch commands do not occur at the boundary but are delayed until the trajectories hit 
either side of the hysteresis band. Hence, the switching frequency is limited and 
chattering may be prevented. Figure 16 also depicts how the hysteresis band directly 
affects the ripple present in the inductor current and capacitor voltage. The inductor 
current and capacitor voltage ripple are limited by the vertical separation and the 
horizontal separation of the hysteresis band respectively. 
 
 
Figure 14: Schematic showing experimental implementation of the boundary 
controller. x1, x2, α and l are voltage signals; α is the x1-intercept of the 
switching surface and 2l is the vertical separation of the hysteresis band. All 
resistances R = 100 k. 
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Figure 15: Simulated phase portrait showing controller action. 
 
Figure 16: Magnified view of simulated verification showing hysteresis band (x1  
1A). 
 This simulation and the previous theoretical analysis were both further verified 
with the experimental results presented in Figs. 17 to 21. Figure 17 shows the current and 
voltage waveforms for the line-regulating source-interface converter in the open loop. 
The CPL destabilizing effect is affirmed by the oscillatory waveforms. Figure 18 depicts 
the controller action. It is also illustrated in this figure that steady state operation at xOP = 
[5.5   12.4]
T
 is obtained 1.4 ms after the boundary controller is turned on. This transient 
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is shorter than what is obtainable with other methods used to control CPLs, particularly 
linear PID or PD controllers such as those discussed in [5] and [25]-[27]. Also, as 
opposed to [22], with the boundary control method the order of the system is at worst the 
same. At best, and as mentioned earlier, the system’s order is reduced by one when 
reflective mode is observed. Another advantage of this controller over those used in [25] 
[27], which is verified by experimental results, is that possible presence of noise does not 
affect the stabilization goal, whereas the differential term in [25] and [27] and in other 
works using linear controllers, such as [5] and [26], tend to introduce high noise 
sensitivity. In its practical implementation linear controllers such as those in [25] and [27] 
require adding filters in order to limit the noise amplification created by the differential 
term. In addition to complicating the controller design, these filters limit the controller 
bandwidth and slow-down its dynamic response. None of these limitations affect the 
proposed boundary controller, leading to still a very simple implementation and to a 
much faster convergence from the limit cycle into the operating point as it is evident by 
comparing Fig. 18 with Fig. 8 in [25]. Although circuit parameters are not equal, both 
experiments were conducted with parameters similar enough to allow valid comparisons 
between Fig. 18 here and Fig. 8 in [27]. Comparison of these two experimental figures 
also indicates a significant and undesirable current overshoot in the linear controller when 
the controller is commanded into closed-loop operation. This overshoot is not observed in 
the proposed boundary controller. Other advantages of the proposed strategy can be 
found over other past control methods. When compared to the controller in [7] the linear 
boundary proposed here can reach a user-set output operating voltage whereas the 
controller in [7] may not necessary achieve such a goal. Furthermore for the boundary 




Figure 17: Experimental waveforms showing depicting CP-load behavior in open-loop. 
 
Figure 18: Experimental waveforms showing controller action from open to closed-
loop operation and transient duration. 
 Figures 19 and 20 utilize experimentally generated phase portraits to further 
support the conclusions of the analysis showing an oscillatory (limit cycle) behavior 
when the converter operates in open loop. Figure 19 experimentally demonstrates the 
open-loop converter’s limit-cycle behavior, while Fig. 20 portrays controller action by 
showing the state space trajectory from the limit cycle to the operating point within. 
Careful examination of Fig. 19 reveals that the experimentally generated phase portrait 
matches the simulation result presented in Fig. 15. Figure 21 shows steady state operation 
in time domain and demonstrates that the converter output achieves the desired operating 
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points without oscillations. Finally, Fig. 22 and Fig. 23 further support the simulations 
presented in Fig. 9 and Fig. 10 respectively. In both figures, the experimentally generated 
phase portraits are superimposed on the analytically determined regions. In Fig. 23, the 
POL converter presents a CPL of approximately 60 W to the line-regulating source-
interface converter and the desired OP is xOP = [4.8    12.5]
 T
. However, a boundary 
with a positive slope of k = 1 is used and when the loop is closed, the switching surface is 
encountered in the unstable-reflective region. As predicted, the system closed-loop 
system does not recover from instability. In Fig. 22, the system trajectory is successfully 
stabilized to the desired OP of xOP = [6.2    10]
 T
 by a first order boundary with k = –
2.2. This time the line-regulating source-interface converter is subject to a CPL of 
approximately 62 W. Furthermore, with an average input current of 3.77 A, the closed-
loop efficiency of the line-regulating source-interface converter was measured to be 
about 94%. This result shows that the losses and parasitics are small even with closed-
loop operation. A comparison of the closed-loop efficiency with an open-loop efficiency 
of 99% stated earlier, reveals that most of the losses are from switching. As such, the 
parasitics did not affect the dynamics in both open and closed-loop operation. As with 
any state-dependent switching scheme, one minor drawback is that switching frequency 
varies with converter conditions. This issue can be resolved by applying a clocked pulse 
at the SR-flip flop’s Ck-input in order to provide a fixed frequency, but it may result in 
increased ripple in the inductor current and capacitor voltage. 
 In order to evaluate the performance of the controller under real operating 
conditions, stable behavior with load and input voltage changes, and with and without 
load and line regulation were investigated. The parameters used in the simulations are the 
same used before with L = 480 µH, C = 480 µF, E = 17.5 V, PL = 68.2 W, and 
xOP = [5.5     12.4]
T
. Figure 25 shows how the locus of ON and OFF transition points 
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change and reveals that in this application a linear boundary controller can be immune to 
variations in the input voltage E. Essentially, with variations in E, the OP remains at the 
same position; only xE and ON change. Figure 26 illustrates experimentally, that 
variations in E do not affect the control objective and system behavior. However, a 
change in load level, PL, changes the load line and moves the OP from xOP to xOPA as 
shown in Figure 27. These predictions are confirmed when the system is simulated using 
a first order boundary controller with k = -2.2. In order to keep the output voltage of the 
line-regulating source-interface converter, x2OP, constant, x1OP is varied with 
corresponding variations in PL. The OP becomes xOP = [PL/x2OP   x2OP] 
T
. That is, x2OP is 
fixed and x1OP = PL/x2OP is fed back to the boundary controller. This translates to a 
vertical motion of the switching surface, so that the controller now regulates xOP to xOPB. 
In other words, the controller changes only the x1OP component of xOP. As Fig. 27 shows, 
the boundary for the new operating point still passes through reflective stable regions 
corresponding to the new load conditions. Hence, the trajectories for the new load 
condition will still intersect the boundary at a reflective stable region, which implies that 
the stability behavior for the new load will still conserve the same characteristics 
observed for the original load. That is, stability is preserved. Figure 28 shows a phase 
portrait of the regulation with an increase and a decrease in PL. Variations in E are also 
introduced, but as expected, they cause no problems. Figure 29, shows the evolution of 
the state variables with load variation in both cases. Figures 30 and 31 are experimental 
results obtained when PL is increased from about 60 W to about 105 W. Without 
regulation, (Fig. 30), the OP is shifted from xOP = [4.0    15.0] 
T
 to xOP = [9.0    11.7] 
T
, while with regulation (Fig. 31), the OP is moved to xOP = [7.0   15.0] 
T
, maintaining 
the output voltage at 15 V. A change in operating point is observed in both cases; 
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however, in Fig. 31, the output voltage is successfully regulated. As expected, stable 
steady operation is maintained. 
 
 
Figure 19: Experimentally generated phase portrait showing CP-load behavior in open-
loop. 
 
Figure 20: Experimental generated phase portrait showing controller action. 
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Figure 21: Experimental waveforms showing closed-loop converter behavior. 
 
Figure 22: Experimentally generated phase portrait showing stable behavior with a 
boundary with negative slope. 
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Figure 23: Experimentally generated phase portrait showing instability with a boundary 
with positive slope. 
 




Figure 25: Loci of transition points with an increase in E from 17.5 V (solid) to 22.5 V 
(dashed). 
 
Figure 26: Experimental waveforms showing immunity of the controller to variations 
in E when it increases from 17.5 to 27.5 V. 
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Figure 27: Load line and loci of transition points with an increase in PL from 68.2 W 
(solid) to 88.2 W (dashed). 
 
Figure 28: Phase portrait showing regulation with a 10 W increase and a subsequent 20 
W decrease in PL. 
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Figure 29: Simulation showing operation under load change with and without 
regulation. PL increases by 10 W at 0.01 s and decreases by 20 W at 0.02 s. 
E increases by 10 V at 0.015 s and decreases by 10 V at 0.025 s. 
 
Figure 30: Experimental waveforms showing a change in the OP when PL increases 
from approximately 60 W to 105 W. 
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Figure 31: Experimental waveforms showing successful regulation of the output 
voltage of the line-regulating source-interface buck converter when the CPL 

























Chapter 3:  Non-Minimum Phase Converters with Constant-Power 
Loads 
In this section, the other two basic converter topologies are studied: boost and 
buck-boost. Figures 32 and 33 each show two stages of distributed power architectures, 
in which boost and buck-boost LRSI converters are subject to CPLs. Firstly, the 
dynamics of both converters is described. Next boundary control is analyzed for these 
two converters. The study shows that analysis of boundary control for non-minimum 




Figure 32: Circuit schematic showing a line-regulating source-interface (boost) 
converter on the left feeding a CPL on the right. 
 
Figure 33: Circuit schematic showing a line-regulating source-interface (buck-boost) 
converter on the left feeding a CPL on the right. 
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BOOST CONVERTER WITH INSTANTANEOUS CONSTANT-POWER LOADS 
Ideal boost converter dynamics with an ideal CPL and in continuous conduction 
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0, 0,L Ci v                              (32) 
where q(t) is the (open-loop) switching function acting on the input switch in the line-
regulating source-interface converter on the left in Fig. 32. From conventional power 
electronics nomenclature x = [x1   x2] 
T
 = [iL   vC] 
T
 [28]. With this model, the load line 




 .                              (33) 
 It can be observed that existence and uniqueness of solution is guaranteed only on 
2R   {x2 = 0} [27]. As in the buck case, in this section, our analysis is performed on 
{x: x1  0, x2 > 0}. Discontinuous conduction mode is neglected, because in 
most practical applications its effect on the converter dynamics with CPLs is not 
significant [27]. When the switch is off, f(iL, vC) is termed fOFF (x); when the switch is on, 
f(iL, vC) is termed fON (x). The OFF-state dynamics for the boost converter with CPLs is 
the same as that of the ON-state dynamics for the buck converter [50]. It is observed that 
in this state the equilibrium point xEOFF, which is located at [PL/E   E]
T
, is unstable, and 
within reasonable ranges of E and PL, characteristic CPL oscillations occur [27]. Similar 
to the buck converter ON-state, the constraints given by (32) induce limit cycle behavior 
in the boost converter OFF-state dynamics. As a result, depending on the initial 
conditions, boost converters with CPLs may exhibit either a limit cycle behavior or may 
tend to a high-current, low-voltage condition [27]. 
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Controller Analysis and Large-Signal Stability 
In this section, the loci of transition points and the various regions of operation of 
the boost converters with CPLs are obtained based on the procedure outlined in [50] for 
the buck converter. The controller action follows a state-dependent switching strategy (q 
= q(x)) [49] [50]. The analysis is still based on a first order switching surface of the form 
1 2 2 1: ( )OP OPx k x x x    ,                     (34) 
which determines switching operation and where xOP is the desired closed-loop operating 
point (OP). Inspection of phase portraits of the boost converter in each switching state 
helps us to prescribe our switch selection as: q(x) = 1 (ON trajectories) below, and q(x) = 
0 (OFF trajectories) above the boundary, for both boost and buck-boost converters [50] 
[29] [30]. 
 The locus of ON and OFF transition points for the boost converter is given by 
1 1 2 2 2( ) ( ) ( ) 0ON L OP OPx LP x x CEx x x                   (35) 
1 1 1 2 2 2 2 2( ) ( )( ) ( )( ) 0,OFF OP L OPx L x x x x P Cx E x x x               (36) 
and the various regions of operation are depicted in Fig. 3. Parameters used in the 
simulation are: E = 10 V, PL = 61.25 W, L = 470 µH, C = 500 µF, xOP = [6.13   30] 
T
. In 
order to investigate the stability properties of the OP in reflective mode, consider the 





OPV x x x                        (37) 
Unlike the buck converter, the discontinuous function q(x), appears in the expression for 
( )V x  when ( )V x  is differentiated along the trajectories of the boost converter given by 
(31). To avoid dealing with q(x), which is undefined on the switching surface, we use 
Filippov’s method [66] [67] to define a solution in reflective-mode operation, which is 
the mode of interest here. Our switched system is represented by 
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( )     , 0
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.                       (38) 
In reflective mode ( 0  ), we define an extension of ( )f x  as 
( ) { ( ), ( )}: { ( ) (1 ) ( ) : [0,1]}.ON OFF ON OFFF x co f x f x f x f x             (39) 
The set-valued function ( )F x  is compact and convex by definition. In addition, 
( ), ( ) ( )ON OFFf x f x F x  implies that ( )F x  is upper semicontinuous. An absolutely 
continuous function x is a solution of our switched system in the sense of Filippov, if it 
satisfies the differential inclusion 
( )x F x .                               (40) 
Existence of a Filippov solution is guaranteed by virtue of ( )F x  being bounded, closed, 
convex and upper semicontinuous [66]. Furthermore, the transversality condition is 
satisfied, because with reflective mode operation there is always a cross intersection of 
the orbit with the switching surface. Hence, x is unique for all initial conditions, 
{ : 0}
O
xx    in reflective mode operation [67] [68]. Notice, however, that the 
intersection of ONf  and OFFf  with the switching surface at transition points, ON  and 
OFF
 , respectively, are not transversal. Thus, these transition points ON  and OFF  are 
not included as part of any region. For instance, in Figure 34, ON  and OFF  do not 
belong to reflective, refractive or rejective regions. They are simply boundaries of the 
various regions in the plane. Furthermore, transition points should generally be avoided 
to prevent system stalling [50]. If the derivative of λ is taken, we have 
1 2kx x . Then, 
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OP L
k





                      (41) 
where (
21 k )/( 1 2kLx Cx ) > 0 simply corresponds to reflective-mode operation. 
Hence, ( ) 0V x  if x2 < x2OP and Ex1 > PL, or if x2 > x2OP and Ex1 < PL. These conditions 
guarantee stable reflective-mode operation. On the other hand, ( ) 0V x   if x2 < x2OP and 
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Ex1 < PL, or if x2 > x2OP and Ex1 > PL; and the OP is unstable in reflective mode. Hence, 
instability may still occur in reflective mode. In particular, first order boundaries with k > 
0 create an unstable reflective region around the OP. Hence, first-order (linear) 
boundaries with k > 0 must not be used. Equation (41) also reveals that in reflective 
mode, the load line is invariant and the converter may stall—the ―invariant-set‖ problem 
also present in the buck converter [50]. The rejective region (see figures 34 and 35) must 
be avoided, because in this region trajectories are directed away from switching surfaces 
[28] [49]. In the case of the boost converter, when controller action begins, the use of 
switching surfaces with k > 0 may yield another (stable) limit cycle that is manifested as 
undesirable large oscillations in both state variables (see Figure 37).. This limit cycle 
occurs because the trajectory slides on the boundary away from the OP as soon as it hits 
the switching surface at ―c.‖ The trajectory then leaves the switching surface when it 
crosses 
OFF
  and enters the refractive region at ―d‖. Figures 36 and 37 simulate the 
behaviour of the converter with a switching surface that has a negative and a positive 
slope respectively. Simulation parameters are: E = 10 V, PL = 25 W, L = 470 µH, C = 
500 µF. As shown, a boundary with k < 0 yields stable-reflective operation, while a 




Figure 34: Simulations showing regions of operation for a boost converter with a CPL. 
 




Figure 36: Simulation results for a boost converter showing stable reflective operation, 
k < 0; controller action starts at point ―a.‖ 
 
Figure 37: Simulation results for a boost converter showing unstable operation, k > 0; 
controller action starts at ―c.‖ 
BUCK-BOOST CONVERTER WITH INSTANTANEOUS CONSTANT-POWER LOADS 
Ideal buck-boost converter dynamics with an ideal CPL and in continuous 
conduction mode can be represented as 
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                           (44) 
 Buck-boost converter ON-state dynamics is the same as that of the boost 
converter, and the OFF-state dynamics is the same as that of the buck converter with a 
CPL [50]. In both ON and OFF states, the ideal buck-boost converter has no equilibrium 
points within the finite state space. However, thanks to the nonlinear nature of the 
system, and equation (43), limit cycles can be observed for duty cycles between 0 and 1 
[27], particularly for modest to large duty cycles that make the limit cycle to be further 
away from the separatrix that separates the trajectories that converge to the limit cycle 
from those that tend to a point of very low capacitor voltage and very large inductor 
current [27]. This is a very interesting display of nonlinear phenomena in switched 
system dynamics, in which even though in both duty cycle extremes there is no steady 
state, for certain intermediate duty cycle ranges, limit cycle behavior still occurs. 
Controller Analysis and Large-Signal Stability 
 Again, inspection of phase portraits of both converters in each switching state 
helps us to prescribe our switch selection as: q(x) = 1 (ON trajectories) below, and q(x) = 
0 (OFF trajectories) above the boundary, for both boost and buck-boost converters [50] 
[29] [30]. The locus of ON and OFF transition points for the buck-boost converter is 
given by 
1 1 2 2 2( ) ( ) ( ) 0,ON L OP OPx LP x x CEx x x                    (45) 
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2
1 1 1 2 2 2 2( ) ( )( ) ( ) 0,OFF OP L OPx L x x x x P Cx x x                 (46) 
and the various regions of operation are depicted in Fig. 38. Figure 39 shows a detailed 
view of Fig. 38 around the OP clearly. Simulation parameters are: E = 10 V, PL = 25 W, 
L = 470 µH, C = 500 µF, xOP = [4.06   16] 
T
. Using the same candidate Lyapunov 
function defined in (10) to investigate the stability of the OP in reflective mode. Just as 
was done for the boost converter case, for the buck-boost converter we differentiate λ, 
and V(x) along ( )F x  and eliminate α to obtain 
  
    
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V x x x Ex x P x E
x kLx C x E

   
 
      (47) 
where ( 21 k )/ 1 2( ( ))kLx C x E  > 0 corresponds to operation in reflective-mode. 
Equation (47) reveals that for the buck-boost converter, the reflective region also 
comprises stable and unstable sections on either side of the load line as shown in Figure 
38. Converter stalling may also occur with the buck-boost converter [50]. Similar to the 
buck [50] and boost converters, a linear switching surface with k < 0 ensures that 
reflective-mode operation directs the trajectory to the OP, while boundaries with k > 0 
cause sliding away from the OP. Figures 40 and 41 illustrate these behaviors with 
simulations. In Fig. 40, k = –0.65 gives stable-reflective operation, while in Fig. 41, k = 




Figure 38: Simulation of buck-boost converter with CPL showing the regions of 
operation. 
 
Figure 39: Simulation of buck-boost converter with CPL showing detail of Fig. 4 (a) 
around the desired OP. 
 58 
 
Figure 40: Simulation results showing stable reflective operation for a buck-boost 
converter, k < 0; controller action starts at point ―c.‖ 
 
Figure 41: Simulation results showing stable reflective operation for a buck-boost 
converter, k > 0; controller action starts at point ―d.‖ 
DESIGN REMARKS 
 For the boost converter, limit cycle operation with q(t) = 0 can successfully 
initiate closed loop operation, but in the case of the buck-boost converter, a start up 
circuitry is necessary, because none of the two switching states yields an equilibrium 
state [27]. It is noteworthy to mention that in both converters, refractive behavior may 
still lead to stability if subsequent trajectory interaction with the switching surface occurs 
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in the stable-reflective region. In the case of the boost converter, if interaction with the 
switching surface in refractive mode occurs in the unstable region of the limit cycle (q(t) 
= 0), then a high-current, low-voltage condition—voltage collapse—may occur. Contrary 
to the results obtained with the buck converter [50], rejective-mode operation can occur 
with the boost and buck-boost converters. Switching surfaces that pass through rejective 
regions must be avoided because trajectories on either side of boundaries in this region 
are directed away from the switching surface. In both simulation and experiment, the 
boundary’s slope, k, was chosen such that to the right of the separatrix, the switching 
surface did not pass through the rejective region. As with the buck converter [50], the 
design trade-off between fast transients and overshoot is also present here. In addition, 
switching surfaces with lower (more negative) slopes tend to yield higher overshoots for 
both converters. Current overshoot is more unpredictable with the boost converter when 
trajectory interaction with the switching surface occurs outside the stable-reflective 
region as shown in Fig. 36. Then, the natural evolution of the OFF-state trajectory 
determines the current overshoot value. However, in the case of the buck-boost converter, 
phase portraits can easily reveal that the OFF trajectories are always directed downwards 
(towards the x1 = 0 line), so the trajectories are better behaved in that regard. Finally, it is 
desired that the first closed-loop trajectory interaction with the switching surface takes 
place in the stable-reflective region because this guarantees large-signal stability of boost 
and buck-boost closed-loop converter system [50]. For the buck-boost converter, the limit 
cycle passes through the stable-reflective region on both sides of the OP, so if the 
boundary is situated sufficiently inside this region, large-signal stability of the OP 
follows. In the case of the boost converter we take advantage of the nature of the OFF-
state trajectories, which are still directed towards the x1 = 0 line (as in Fig. 36), so that 
subsequent interaction with the boundary occurs in the stable-reflective region. 
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EXPERIMENTAL VERIFICATION 
 Experimental verification of the analysis is presented in this section. The 
boundary controller circuit is realized with operational amplifiers, an SR-flip flop that 
provides hysteretic behavior, a gate drive chip and analog multipliers for regulation. A 
hysteresis band with a vertical separation of 0.04 A was implemented to prevent 
chattering [28]. 
 Figure 42 and 43 show successful stabilization of a boost converter with an 
instantaneous CPL using a boundary with a negative slope (k = – 0.2). As recommended, 
the closed-loop system’s initial condition was the OFF-state stable limit cycle. The 
intended OP is xOP = [2.4   30] 
T
, and parameters used in the experimental setup are E = 
10 V, PL   24 W, L = 470 µH, C = 500 µF. Instability caused by a wrong choice for the 
boundary is demonstrated in Fig. 44 using a switching surface that has a positive slope (k 
= 0.2). The intended OP is xOP = [2.8   20] 
T
, but instead, another limit cycle is obtained 
in closed loop operation. Figures 43 and 44 show that experimental waveforms match the 
expected simulated behaviors presented in Figs. 36 and 37. Load and line regulation were 
also implemented by varying x1OP, thus restricting the OP to movements in the x1 
direction [50]. Here, x1OP was replaced by PL/E in the controller. Figures 45 and 46 
indicate successful load and line regulation. In the former figure, PL is increased from 
approximately 16.2 W to 39.2 W, whereas in the latter E is increased from 10 V to 15 V. 
The output voltage stays steady at 30 V in both cases. A measured efficiency of about 
95% reveals that losses were low and the effects of parasitics were minimal. Hence, the 
analysis based on an ideal converter is valid as the effects of parasitics, such as those that 
could have attenuated the limit cycle oscillations, are not significant. 
 For the buck-boost converter, a start-up circuitry was necessary to ensure that 
limit-cycle behavior was obtained prior to controller action. Thus, a duty ratio of 0.6 was 
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used to ensure that a limit cycle was obtained in open-loop operation and this limit cycle 
also served as an initial condition for closed-loop operation.  The same values for E, L 
and C that were selected for the boost converter were used for the buck-boost. Figure 47 
shows successful stabilization using a boundary with a negative slope (k = – 0.6); PL   
27.6 W, xOP = [4.8   13.5] 
T
. An average input current of 2.94 A implies a relatively 
high efficiency of about 94% at closed loop, which validates having neglected parasitics 
during the analysis. Figure 48 illustrates instability using a boundary with k = 0.4. Load 
regulation is shown in Fig. 49, where the output voltage stays steady at 20 V when PL is 
increased from approximately 18.7 W to 37.3 W. The relatively large overshoots present 
stem from interaction of the almost opposing ON and OFF trajectories of the buck-boost 
converter with the moving boundary during regulation. Figure 50 shows line regulation 
when E is increased from 10 V to 15 V; PL   38 W. In all cases the proposed boundary 
controller achieved its intended objectives. 
 Figures 42 and 47 show that stabilization for the boost and buck-boost converters 
occurs in about 15ms and 12.5ms respectively, as compared to about 300ms and 50ms 
with the linear controller in [20] respectively—faster transient performance. Figures 46 
and 50 show that line regulation for the boost and buck-boost converters is achieved in 
about 5ms (with a 50% variation in input voltage), as comparable to about 200ms and 
400ms (with only a 25% variation in input voltage) that is attained with the linear 
controller in [27]. That is, faster line regulation is obtained with boundary control even 
with larger input-voltage variation. Figures 45 and 49 reveal that, for load regulation, it 
takes about 12.5ms and 75ms to reach the new steady state for the boost and buck-boost 
converters respectively—with over 200% variation in load. Comparison with [27] is not 




Figure 42: Boost converter experimental waveform showing stabilization using a 
boundary with a negative slope 
 
Figure 43: Boost converter experimental phase-portrait showing stabilization using a 
boundary with a negative slope. 
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Figure 44: Boost converter experimental phase-portrait showing instability (closed-
loop limit cycle operation) when a boundary with a positive slope is used. 
 




Figure 46: Boost converter experimental waveforms showing line regulation. 
 
Figure 47: Buck-boost converter experimental waveforms showing stabilization using a 




Figure 48: Buck-boost converter experimental phase-portrait showing instability when 
a boundary with a positive slope is used. 
 
Figure 49: Buck-boost converter experimental waveforms showing load regulation. 
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Chapter 4:  Single-Phase Full-Wave Uncontrolled Rectifiers with 
Instantaneous Constant-Power Loads 
Here, stability properties of the system are studied and described in detail. In 
addition, a necessary condition for stable rectifier operation that depends on circuit 
parameters is derived. The study also investigates input and output characteristics of the 
rectifier with a CPL. In particular, the input power factor and the total harmonic 
distortion (THD) in the output voltage are compared with the resistive-load case. 
Furthermore, unlike the resistive case, the dynamical system of the rectifier with a CPL 
displays certain nonlinear phenomena that act as useful practical indicators of instability 
onset—period-doubling behavior is seen to occur before instability. Figure 51 shows a 
schematic of an ac source feeding a CPL through a single-phase full-wave rectifier. 
 
 
Figure 51: Schematic of a single-phase rectifier subject to a constant-power load. 
RECTIFIER SYSTEM DYNAMICS WITH CONSTANT-POWER LOADS 
In general, the concept of distributed generation implies that generation is usually 
in close proximity to its loads, this discussed case may correspond to a dc micro-grid with 
ideal ac sources and with a distributed power architecture such as the one discussed in 
Section I. Thus, for initial analysis purposes, an ac-source voltage, vS, is feeding a 
rectifier as shown in Fig. 52, so any line inductance, LS, is eliminated by now from 
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analysis. Ideal components are also assumed. Thus, based on Fig. 53 the dynamics of 
such ideal single-phase uncontrolled full-wave rectifier with an ideal CPL can be 
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                     (48) 
0, 0,L Ci v                              (49) 
where vS = Vinsinωt, Vin is the peak supplied ac voltage, ω ( 2 )f is the angular frequency 
of the ac supply voltage, PL represents the magnitude of the constant power load, and Cf 
and Lf are the filter capacitance and inductance respectively, as shown in Figs. 51 and 53. 
 
Figure 52: Schematic illustrating the approximation LS ≈ 0 used in first portion of the 
analysis. 
 
Figure 53: Simplified model of the rectifier system with a CPL. 
Depending on the filter capacitor voltage, vC, and the source voltage, vS, a rectifier circuit 
switches between a first-order and a second-order system. That is, when vC is greater than 
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vS, no current flows through the inductor; then, the system effectively comprises only one 
state variable— the capacitor voltage [69]. On the contrary, when vC is less than vS, the 
inductor current flows, and the system must now be represented by two state-variables—
the capacitor voltage and inductor current. However, unlike resistive loads, with CPLs 
rectifier instability may occur. This instability is due to the inverse term on vC in (48). 
The second-order rectifier system shown in Fig. 53 may exhibit stable or unstable 
behaviors. Unstable behavior will be demonstrated by considering an equivalent constant 
input voltage VS,o equal to the magnitude of |vS| when |vS| = vC. Before this time, the filter 
capacitor merely discharges through the CPL. However, at the point when |vS| = vC—
defined as the time t = tS,o, the rectifier system becomes a second-order system until t = t1, 
as shown in Fig. 54, so the singularity at vC = 0 may be avoided. According to classic 
rectifier operation, after t = t1 the system reverts back to a first-order system (the 
capacitor and the CPL as shown in Fig. 55) for the remainder of the period. At t = tS,o the 
initial inductor current is zero, and the initial capacitor voltage determines whether the 
system will operate in the stable or unstable region [50]. Here, the filter capacitor voltage 
at t = tS,o (and zero filter inductor current) is going to be considered the initial condition 
for the study. Once VS,o is used in (48) instead of |vS|, the system described by (48) 
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,                     (50) 
0, 0L Ci v  .                             (51) 
This system has the same dynamic behavior as a buck converter in the ON-state. 
However, a subtle difference in the case of the rectifier is that unlike the buck converter 
that has a fixed input voltage with varying initial conditions, here the initial capacitor 
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voltage (and initial condition) is always VS,o [50]. As shown in Fig. 56, for high enough 
values of VS,o the system exhibits stable limit-cycle behavior. Yet, for voltages to the left 
of the separatrix, the trajectories tend to a low-voltage and high current condition, which 
is an undesirable outcome. From Fig. 56, we also deduce that higher values of VS,o yield 
smaller oscillations that are generally desirable with rectifier operation. Henceforth, we 
use the term ―analogous-buck-converter operation‖ to describe the system described by 
equations (50) and (51)—the onset of the rectifier operating as a second-order system. 
Evidently, the similitude of (50) with a buck converter when the main switch is 
conducting is not arbitrary as the output interface of the rectifier is the same as that found 
in a buck converter. Hence, the equilibrium point (EP) of the system represented by (50) 
is   , ,
TT
L C L S o S oi v P V V     [12] – [13]. A linearization about this EP shows that it is 
an unstable EP. Parameter changes can alter the properties of this unstable EP such that 
for certain ranges of circuit parameters, the EP is either an unstable node or an unstable 
focus. For certain parameter ranges, when the EP is an unstable focus, the restrictions put 
in place by (51) induce a stable limit cycle in the dynamics [50]. The analysis below 
illustrates these possible behaviors for the EP. The eigenvalues at the unstable 
equilibrium point are obtained by linearizing (50), and are given by 
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 ,                           (53) 
which is a necessary condition for the characteristic CPL (limit-cycle) oscillations that 
are shown in the stable region in Fig. 56 to occur. Figure 56 indicates that lower values of 
VS,o yield larger limit cycles and eventually drive the autonomous system represented by 
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(50) closer to instability. Two of the limit-cycles that represent stable operation are 
explicitly indicated in Fig. 56 (VS,o = 17.5V, and VS,o =  25 V). Since the condition in 
(53) is valid locally because it is derived from a linear analysis, the results are necessary 
but not sufficient. If the inequality given in (53) is not satisfied, then the EP becomes an 
unstable node and the rectifier output voltage essentially collapses. Thus, the EP’s 
behavior changes with system parameters [50]. 
 
 
Figure 54: Simulation showing rectifier behavior (stable operation). Parameters: vC(0) 
= 15V, Vin = 15V, PL = 50W, C = 6 mF, L = 500 μH. 
 
Figure 55: Circuit schematic during one-state operation. 
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Figure 56: Phase portrait showing characteristic CPL oscillations in a rectifier with 
different values of ,S S ov V . Simulation parameters: PL = 100W, C = 
1000μF, L = 470 μH. 
Necessary Condition for Stable Rectifier Operation 
The operation of the system depicted in Fig. 54 assumes stable operation. This 
section provides an approximation for the minimum capacitor voltage that keeps the 
rectifier with a CPL in stable operation during analogous-buck-converter operation, as 
shown in Fig. 56. To avoid the singularity that occurs when the capacitor is discharged in 
the rectifier model given by (50), it is assumed that the initial condition of the system 
during analogous-buck-converter operation is   ,0
TT
L C S oi v V    , where , 0S oV  . 
Note that ,S oV  is determined by (0)Cv —the capacitor voltage at time t(0) (see Figure 
54)—and circuit parameters—including the magnitude of the CPL—that yields the 
capacitor’s rate of discharge. From (53), we deduce that if the inequality is not satisfied 
for some ,S o inV V  (Vin is the highest possible value that VS,o can possibly attain), stable 
rectifier operation may not be achieved with that particular VS,o. However, even if the 
inequality (53) is satisfied for some ,S o inV V , instability may still occur. In other words, 
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(53) presents only a necessary condition. Consider a rectifier system with a CPL 
operating from start-up with initial condition, (0)Cv . The rectifier system is initially a 






  .                           (54) 
If we solve for vC, we obtain 
2 (0) 2 ,    0,LC C C
f
P
v v t v
C
                         (55) 
which shows that vC discharges during first-order operation. Equation (55) governs the 
trajectory of vC until t = tS,o when vC = VS,o. At t = tS,o, vS and vC are equal, so 
2
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Obtaining a closed-form expression for (0)Cv  from equation (57) is difficult, due to the 
nonlinear (sinusoidal) term. Consequently, we choose to approximate the sine wave by a 
triangle so that *, ,S o S oV V . This approximation is illustrated in Figure 57. We can deduce 
from equation (55) that a larger filter capacitance and a lower CPL will decrease the 
discharge rate, which in turn will provide a better approximation for ,S oV . 
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Note that since *, ,S o S oV V , ,S oV  automatically satisfies inequality (53) whenever 
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.               (62) 
Equation (62) provides an approximation for the minimum initial filter capacitor voltage 
that must be exceeded in order to sustain CPL oscillations. Below this voltage, the 
rectifier EP may exhibit an unstable behavior. Figure 58 depicts stable rectifier operation 
with circuit parameters that satisfy (6). Figures 59 and 60 illustrate unstable rectifier 
operation. Note that the parameters used in simulating Fig. 59 satisfy (62), while in Fig. 
60, PL is increased so that the parameters used do not satisfy (62). The resulting 
instability in both cases serves to further illustrate that the condition stipulated by (62) is 




Figure 57: Simulation showing approximation used to determine the minimum initial 
filter capacitor voltage. 
 
Figure 58: Simulation showing stable behavior with circuit parameters that satisfy 





Figure 59: Simulation showing instability with parameters that satisfy inequality (53): 
vC(0) = 10V, VS = 15Vrms, L = 500 μH, C = 6 mF,  PL = 80W. 
 
 
Figure 60: Simulation showing instability with parameters that do not satisfy 
inequality (53): vC(0) = 10V, VS = 15Vrms, L = 500 μH: C = 6 mF,  PL = 80W: C = 3 mF, 
PL = 150W. 
Practical Considerations 
 In practical rectifier circuits, under no-load operation, the filter capacitor, Cf, is 
being charged by vS. Hence, 0 (0)C inv V  . That is, without the CPL, the capacitor is 
charged almost instantaneously to Vin; when the CPL can then be connected to the 
rectifier and vC discharges according to (55). If the circuit parameters are chosen correctly 
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to ensure stable (limit-cycle) operation according to (62), then the following inequality is 
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.                  (63) 
For a given filter inductance, Lf, and a filter capacitance, Cf, (63) is satisfied for lower 
values of PL. As PL is increased the equilibrium point of the system tends to be unstable. 
This is seen clearly if we assume Lf and Cf are of the same order of magnitude. For 














.                       (64) 
Close examination of (64) reveals that stable operation is facilitated by lower values of 
CPL, a higher rectifier (ac) input voltage, higher supply frequency and larger filter 
capacitances, which is in agreement with (53). Examination of (63) also indicates that 
lower values of Lf facilitate stable rectifier operation. The supply frequency and input 
voltage are usually fixed, so for a given CPL, only proper filter capacitance design 
choices can be used to ensure stable rectifier operation. In addition, larger filter 
capacitances yield, like in the resistive case, lower output voltages ripple. 
INPUT AND OUTPUT CHARACTERISTICS 
 Some initial insights have been obtained from the system in Fig. 3. The next step 
addressed in this section is to derive a more complete mathematical model of the rectifier 
system with a CPL. This expanded model mirrors the setup used in the experimental 
verification and considers a non-zero input inductance LS. Thanks to this addition, it 
accounts for line-voltage distortion and, as such, is a more practical model. The 
dynamical equations of the more complete model are simulated using 
MATLAB/Simulink. The rectifier system is also shown to undergo a period-doubling 
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bifurcation when it approaches its stability limit. Furthermore, the input and output 
characteristics of the rectifier with a CPL are experimentally compared with the resistive 
case. 
Derivation of Model 
 A more practical setup of the rectifier with a CPL is depicted in Fig. 61.a. The 





                            (65) 
Since the instantaneous input power for the rectifier is constant, the system shown in Fig. 
61.a has the following property: 0g Sv i   and constant. As illustrated in Fig. 61.b, during 
both half cycles, the same voltage vS appears across the load. That is, both half cycles 
have the same effect on the circuit’s operation. Hence, for analysis purposes, we can 
define an equivalent circuit that generates Sv  after the rectifier stage. The result is an 
equivalent circuit shown on the right of Fig. 61.b. Mathematically, 
,S LS g S g S
d i di
v n v L n v L
dt dt
                      (66) 
This equation allows us to further simplify the circuit shown in Fig. 61.b to that depicted 
in Fig. 61.c, so that LS also ―sees‖ current iL and the circuit is fed by gn v . Substituting 
(66) in (48) the dynamical equations of the complete model shown in Fig. 12c can then 
be written as 
 
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                 (67) 
0, 0,L Ci v                             (68) 
where LS represents the lumped transformer series inductance of the isolation transformer 
referred to the low-voltage side as shown in Fig. 61.a; LS may also include the winding 
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inductance of a generator, and the line. In the model from Fig. 61.a, vg is the voltage at 
the secondary terminal of the variac. A low distortion variac—POWERSTAT 
L2M116C—was used in the experiments. Hence, we assume that vg is our ideal ac source 
voltage. In the event that an ac generator such as a microturbine is deployed, its 
equivalent single-phase series impedance can be referred accordingly and lumped 
together with the reactance due to LS. The model described by (67) and (68) was also 
simulated in MATLAB/Simulink. The same parameters were used in both simulations 
and experiments. It is noteworthy to mention that LS can be obtained by performing a 
simple short circuit test on the isolation transformer shown in Fig. 61.a, and noting that 








Figure 61: (a) Schematic of more complete model and experimental setup. (b) 
Justification of equivalent model. (c) Equivalent model for analysis. 
Nonlinear Phenomena 
Steady-state operation is usually characterized by stable-limit-cycle operation, but 
it is observed that when parameter values are changed to drive the system closer to 
instability—according to (53) — the system exhibits a bifurcation phenomena, and the 
period of the limit cycle may double. This behavior exhibited by the rectifier with a CPL 
is called, in a general case, period-doubling bifurcation [61] [70]. It is observed that this 
period-doubling occurs closer to the stability limits defined by (53). Here, periodic 
oscillations that characterize conventional rectifier steady-state limit-cycle operation is 
termed ―period-1 behavior.‖ ―Period-2 behavior‖ refers to period-doubling of the limit 
cycle which is observed—due to the nonlinearity present—when the parameters of the 
rectifier system with a CPL are changed. In section II, an estimate of the stability limit 
was derived by considering an equivalent constant input voltage at the onset of second-
order operation, and subsequently applying small signal techniques. Hence, instability 
may still occur if inequality (53) is satisfied—as mentioned in section II, inequality (53) 
presents only a necessary condition. An example of such instability was depicted in Fig. 
59, in which circuit parameters satisfy (53). For practical purposes, the bifurcation 
parameter could be the CPL, PL, so that, period-doubling oscillations can also serve as an 
indicator that the system may be approaching instability as load levels are increased. 
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Alternatively, the existence of this bifurcation may be used for parameter selection to 
ensure limit-cycle operation, which provides a condition more suitable to be controlled 
than the alternative behavior of voltage collapse. 
Simulations and experiments provide the necessary verification. The more 
complete model of Fig. 61.a was also simulated using the equivalent analytical model 
shown in Fig. 61.c. Figure 62 shows period-1 behavior when PL is 7.6W. However, when 
PL is increased to 20W, the system bifurcates and the period of oscillation doubles, as 
depicted in Fig. 63. The same parameters used in simulating the model (Fig. 61.c) were 
used in an experimental setup. The results from experiment closely match, and thus, 
verify the behavior observed by simulation Figs. 64 and 65 show waveforms obtained 
experimentally. Figure 64 shows period-1 behavior (PL ≈ 7.6W). When the system is 
pushed closer to its stability limit by increasing PL to about 20W (see (6)), period-2 
behavior is observed. This is shown in Fig. 65. These results also show that the more 
complete model can accurately predict the behavior of the rectifier system with a CPL. 
   
(a)            (b) 
Figure 62: Simulated plots (more complete model) showing period-1 behavior. 
Parameters: VG = 46Vrms, n = 25/115, Cf = 3 mF, LS = 574 μH, Lf = 480 μH, 
PL = 7.6W. (a) time plot, (b) phase-portrait. 
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(a)            (b) 
Figure 63: Simulated plots (more complete model) showing period-2 behavior. 
Parameters: VG = 46Vrms, n = 25/115, Cf = 3 mF, LS = 574 μH, Lf = 480 μH, 
PL = 20W. (a) time plot, (b) phase-portrait. 
   
(a)            (b) 
Figure 64: Experimental waveforms showing period-1 limit-cycle behavior. 
Parameters: VG = 46Vrms,, vC(0) = VSpeak,  PL ≈ 7.6W, Cf = 3 mF, Lf = 480 
μH. (a) time plot, (b) experimentally-generated phase-portrait. 
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(a)            (b) 
Figure 65: Experimental plots showing period-2 limit cycle behavior. Parameters: VG = 
46Vrms, vC(0) = VSpeak, PL ≈ 20W, Cf = 3 mF, Lf = 470 μH. (a) time plot, (b) 
experimentally-generated phase-portrait. 
Output Voltage Ripple, Input Power Factor, and Output Voltage THD 
 We estimate the output voltage ripple by considering the discharge interval of a 
fully charged capacitor. It is assumed that the capacitor is discharged from Vin over one 
period of gv  that lasts 1/2f [28]. This last approximation typically yields an over 
estimate because the capacitor does not discharge over a full half-period of the supply 
frequency. In addition, the approximation considers that the capacitor discharges from 
Vin. Depending on whether the actual peak capacitor voltage is greater (or less) than Vin, 
the ripple estimate may underestimate (or overestimate) the actual ripple content of the 
output voltage. According to (48) and (67), with lower values of Cf, vC evolves faster; 
hence, peak capacitor voltages may tend be higher than Vin. This behavior is also 
observed with resistive loads [69]. Hence, the assumption that considers the peak 
capacitor voltage to be Vin is analogous to traditional assumptions used to estimate an 
approximate output voltage ripple in rectifiers with resistive loads [28]. Figure 66 depicts 
simulation results that illustrate period-1 and period-2 operation of the rectifier circuit in 
steady state, and shows that the ripple during period-2 behavior cannot be estimated over 
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a single discharge interval (1/2f). For this reason, we limit the validity of the ripple 
approximation derived here to period-1 operation. Using (55) to obtain the expression for 
vC at t = 1/2f, we derive the approximate output ripple voltage as 





                            (69) 
Note that equation (69) is valid whether or not LS is considered, because the derivation is 
done assuming first-order operation (see Figure 54 and Figure 55) 
We now propose that the ripple content in the output voltage of a single-phase 
uncontrolled rectifier is greater when the circuit is loaded with a CPL than when it has a 
resistive load of an equivalent power level. This statement can be proved with the 
following reasoning: for estimating ripple consider that that in both resistive and CPL 
cases, the capacitor voltage discharges from some peak capacitor voltage, VC,peak, over 
half a period, 1/2f, of the supply frequency, f. Now, from [38] the approximation for 










  ,                          (70) 
where ,C Rv  is the output voltage ripple for the resistive case, and RL is the resistive 
load. The output voltage ripple for the CPL case will be represented by ,C CPLv . It is 
assumed that the parameter ranges considered do not yield large ripples in the output 
voltage, so that the mean output voltage, VCmean ≈ VC,peak. Next, assume the contrary to the 
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which is a contradiction, and proves that , ,C CPL C Rv v   . 
As previously mentioned, depending on circuit parameters, period-2 behavior 
may occur. In general, the results obtained in this sub-section are valid for parameters 
that yield period-1 behavior. As noted in the preceding subsection, period-2 behavior 
renders the ripple-approximation given by (69) invalid, because the underlying 
assumptions considered to derive (69) do not apply. Figures 67.a and 67.b show 
experimental plots that verify (69). Theoretical approximation using the same 
aforementioned circuit parameters yields an output voltage ripple, ∆vC = 2.49V; while the 
experimental ripple, ∆vC = 2.00V (PL ≈ 28.8W). Figure 67.b shows waveforms for an 
increased power level. Our approximation predicts an output voltage ripple, ∆vC = 
10.24V; while the experimental ripple, ∆vC = 6.80V (PL ≈ 96.8W). As expected, 
experiment shows that (22) is an overestimate and ripple increases as the power level 
increases. Figures 68.a and 68.b are simulated waveforms that show a close match with 
the experimental plots in Fig. 67. In particular, the ripple estimates from the model are 
∆vC = 1.80 (PL ≈ 28.8W), and ∆vC = 5.11 (PL ≈ 96.8W), which are closer to the 
experimental values than the theoretical estimate. Note that there is some discrepancy 
between the ripple content in the output voltage obtained from simulation and the actual 
(experimental) ripple content, because the model assumes ideal components—parasitics 
are omitted from the mathematical model. 
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 As expected, in both simulation and experiment (see Figs. 67, 68, and 69) vg is 
undistorted, while vS contains some distortion. In addition, both in simulation and 
experiment, vS appears more distorted at increased power levels. Next, experiments are 
used to compare the input and output characteristics of a rectifier system with a CPL and 
a resistive load, at the same power levels. The results are displayed in Table I and 
illustrated graphically in Fig. 70. Figure 70 reveals that the input power factor and 
average output voltage for CPLs and resistive loads have similar values at the same 
power level. However, the rectifier output voltage THDdc—as defined in (27) based on 
modifying the conventional definition of THD in order to make it suitable for evaluating 
harmonic content in a rectifier output—in the CPL case is higher than the THDdc in the 
resistive case. The proposition made above shows that this observation may be expected; 
essentially, the higher output voltage ripple content with a CPL (as opposed to a resistive 
load at an equivalent power level) translates into higher output voltage THDdc. The effect 
of this increased THDdc may be more stringent line regulation requirements for the POL 
converter in Fig. 1. In both cases, however, the mean output voltage has similar values. In 
addition, the mean output voltage decreases as the load power is increased. Essentially, 
under stable operation, CPLs have similar effects on the input characteristics than 
resistive loads, but output distortion may vary. As mentioned, distortion is measured here 










                         (74) 
Equation (74) defines the square of the total harmonic distortion in the output voltage, 
2( )dcTHD , as the fraction of unwanted harmonics present in the dc output voltage. 
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Figure 66: Simulated waveforms showing period-1 operation and period-2 (period 
doubling) operation. Parameters: VS = 15Vrms, Cf = 6 mF,  Lf = 480 μH. PL 
= 50W (Period-1), PL = 90W (period-2). 
 
   Output Input      n p.f. Output voltage    
n 
THD (%) Mean output voltage (V) 
 Power (W) CPL   Resistive load CPL Resistive load CPL Resistive load 
27.25 0.8080 0.8011 7.71 2.65    19.45    19.68 
40.93 0.8250 0.8237 9.89 4.16    18.43    18.61 
50.53 0.8317 0.8320 11.15 5.32    17.79    17.95 
63.20 0.8335 0.8406 13.41 7.01    16.94    17.10 
66.22 0.8382 0.8419 14.84 7.41    16.46    16.91 
76.06 0.8388 0.8465 15.70 8.90    16.10    16.28 
84.02 0.8385 0.8504 17.11 10.22    15.72    15.78 
91.97 0.8391 0.8539 19.00 11.57    15.27    15.31 
101.28 0.8476 0.8583 20.65 13.31    14.96    14.77 
111.76 0.8521 0.8641 22.99 15.39    14.01    14.18 
118.43 0.8667 0.8672 23.86 16.77    13.04    13.81 






Figure 67: Experimental waveforms verifying ripple approximation. Parameters: VG = 
70Vrms, n = 25/115, Cf = 4.5 mF, LS = 574 μH, Lf = 480 μH. (a) PL ≈ 28.8W. 






Figure 68: Simulated waveforms showing accurate ripple estimation. Parameters: VG = 




Figure 69: Experimental waveforms showing distortion. Parameters: VG = 70Vrms, n = 
25/115, PL ≈ 96.8W, Cf = 4.5 mF, Lf = 480 μH. 
 
Figure 70: Plots from experiments comparing input power factor, p.f., mean output 
voltage, vCavg, and output voltage THD, between resistive and CPLs. 






Chapter 5:  Conclusion 
This dissertation has discussed operation of power electronic interfaces in dc 
systems under instantaneous constant-power loads, with focus on boundary control of dc-
dc converters. Boundary control is used to overcome the destabilizing effects introduced 
by constant-power loads and to drive two-state dc-dc converter systems to desired 
operating point. The dynamics of the nonlinear system in open-loop is characterized by 
either an oscillatory limit cycle or an equilibrium state in which the output voltage is 
almost zero.  
The study starts with analyzing buck converters with instantaneous CPLs, and 
subsequently extends the analysis of boundary control of dc-dc converters with CPL from 
the buck case [50] into the more challenging non-minimum phase converters. Operation 
modes related with switching surfaces in the proposed system are described and the 
region that guarantees asymptotic stability of the closed-loop system is derived. 
Furthermore, sufficient conditions for large-signal stability are established. For the non-
minimum-phase (boost and buck-boost) converters, Filippov’s method is employed in 
order to define solutions on the switching surface in reflective-mode operation. The 
analysis then uses Lyapunov’s direct method to identify stable and unstable reflective 
regions. Despite the significant differences in dynamic behaviour between buck 
converters and both boost and buck-boost topologies, it is shown that the same boundary 
controller that achieves stable operation in buck converters—i.e., a linear boundary with 
a negative slope—can also successfully eliminate large oscillations caused by the non-
linear nature of CPLs for boost and buck-boost circuits. Boundary control also has added 
advantages when compared with other stabilising controls, in particular PID controllers 
[25] [27]. These advantages include a more robust operation, avoidance of noise 
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susceptibility due to differential controllers, and faster performance. Simulated and 
experimental results validate the analysis. These results also include verification of load 
and line regulation. 
Thanks to the inherently robust nature of boundary controllers, the control 
objective is achieved in theory and practice despite the presence of unknown and stray 
parameters that are omitted in the model. Design considerations infer that depending on 
the application, a separate start-up circuit may not be necessary for buck and boost 
converters, and that the loop can be closed once limit-cycle behavior is encountered. 
Furthermore, starting the closed-loop system at x0 = γ ensures that the initial condition is 
inside the stability region of γ. In this application, a hysteresis band serves two functions: 
one is to prevent chattering and the other is to prevent the closed-loop system from 
stalling. The experimental results show a very good match between the theoretical 
analysis and the empirical verification. They also show that operating the closed-loop 
system with x0 = γ yields practically no overshoot in the buck-converter case, and in 
general, negative slopes should be chosen for the first-order boundary. In addition, 
shorter transients are obtained by this technique. Line and load regulation has also been 
achieved. 
Diversity of supply may lead to inclusion of ac sources in dc microgrids. Hence, a 
single-phase uncontrolled rectifier that is subject to instantaneous constant-power loads 
has also been investigated. This study pointed out important effects that CPLs have on 
the rectifier system. In particular, unlike the resistive case, instability, which depends on 
circuit parameters, may occur. A necessary condition for stable rectifier operation with a 
CPL has been derived. A more complete mathematical model was introduced. The model 
accounts for the distortion observed in the ac voltage just before the rectifier. 
Furthermore, comparisons were made between input and output characteristics for CPLs 
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and resistive loads; respective similarities and differences were pointed out. Particularly, 
it was seen that input power factor and output voltage distortion were similar for both the 
CPL and resistive load cases. However, the distortion present in the output voltage was 
seen to be greater for the CPL case than for the resistive load case. This disparity is 
expected, because when compared to a resistive load at an equivalent power level, the 
output voltage of a rectifier with a CPL has greater ripple content. Important nonlinear 
behavior was also observed. As the CPL is increased, a period-doubling bifurcation is 
seen to occur. The limit-cycle with a doubled period, or ―period-2 behavior‖, occurs 
before instability and as such, can serve as a practical indicator that the system is 
approaching its stability limit. 
Throughout this dissertation, simulations and experiments have been provided to 
elucidate the concepts presented, and to verify predictions from analysis. 
FUTURE WORK 
State-dependent switching has been applied to stabilize the basic dc-dc converter 
topologies. The future of power conversion will see more complex topologies being 
deployed in distributed power architectures. In particular, multiple-input-converter (MIC) 
topologies are already receiving a lot of attention from the research community [12] – 
[13], [71] – [83]. Many of these MIC topologies comprise more than two storage 
elements; hence, classic tools such as the phase plane that is used for boundary control 
cannot be used. Other state-dependent switching techniques for MICs may have to be 
developed. A more general characterization of dc-dc converter topologies with CPLs, 
perhaps as a class of nonlinear systems, may be another area for research; this 
characterization may lead to the development of equally robust controllers for CPLs. 




Figure 71: Boundary control implementation for buck, boost and buck-boost converters 
in MATLAB/Simulink. 
eqns 
%Insert parameters: L = 480e-6; C = 480e-6; P = 68.2; E = 17.5; 
 
%buck converter equations 
di_L = 1/L*(q*E – V_C); 
dV_C = 1/C*(i_L – P/V_C); 
 
%boost converter equations 
di_L = 1/L*(E – (1-q)*V_C); 
dV_C = 1/C*((1-q)*i_L – P/V_C); 
 
%buck-boost converter equations 
di_L = 1/L*(q*E – (1-q)*V_C); 
dV_C = 1/C*((1-q)*i_L – P/V_C); 
eqn_1 
y = i_L; x = V_C; y_op = 5.5; x_op = 12.4; 
m = 2.2; %boundary slope = –m; selected accordingly 
comp_u = y – y_op + m*(x – x_op) + 0.025; 




Figure 72: Boundary control implementation for single-phase full-wave uncontrolled 
rectifier in MATLAB/Simulink. 
fcn 
% Insert parameters: L = .5e-3; C = 2.5e-3; P = 100; R = 100; 
 
Vin = 0; 
if Vs < 0 
    Vin = -Vs; 
else 




di_L = 1/L*(Vin - V_c); 
dV_c = 1/C*(i_L - P/V_c); 
 
i_s = i_L; 
if Vs < 0 
    i_s = -i_L; 
elseif Vs >= 0 
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